Part Number Hot Search : 
TB0190A SEC22CR MC10113 D1510 LVC1G0 ZX85C 74AUP LVC1G0
Product Description
Full Text Search
 

To Download HV2301 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Supertex inc.
Low Charge Injection, 8-Channel, High Voltage, Enhanced Analog Switch with Bleed Resistors
Features
HVCMOS technology for high performance Integrated bleed resistors on the outputs 8 Channels of high voltage analog switch 3.3V or 5V CMOS input logic level 20MHz data shift clock frequency Very low quiescent power dissipation-10A Low parasitic capacitance DC to 10MHz analog signal frequency -60dB typical off-isolation at 5MHz CMOS logic circuitry for low power Excellent noise immunity Cascadable serial data register with latches Flexible operating supply voltages
HV2301
Initial Release
General Description
The Supertex HV2301 is a low charge injection, 8-channel, high voltage analog switch integrated circuit (IC) with bleed resistors. The device can be used in applications requiring high voltage switching, controlled by low voltage control signals, such as medical ultrasound imaging, piezoelectric transducer driver, and printers. The built-in bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers. The HV2301 is an enhanced version of the HV232. Input data is shifted into an 8-bit shift register that can then be retained in an 8-bit latch. To reduce any possible clock feed- through noise, the latch enable bar should be left high until all bits are clocked in. Data is clocked in during the rising edge of the clock. Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals. The device is suitable for various combinations of high voltage supplies, e.g., VPP/VNN: +40V/-160V, +100V/-100V, and +160V/-40V.
Applications
Medical ultrasound imaging NDT metal flaw detection Piezoelectric transducer drivers Inkjet printer heads Optical MEMS modules
Block Diagram
LATCHES D LE CL LEVEL SHIFTERS OUTPUT SWITCHES SW0
CLK
D LE CL
SW1
DIN
8-Bit Shift Register
D LE CL
SW2
DOUT D LE CL
SW6
D LE CL
SW7
VDD GND
LE
CLR
VNN VPP
RGND
NR032106
Supertex inc.
* 1235 Bordeaux Drive, Sunnyvale, CA 94089 * Tel: (408) 222-8888 * FAX: (408) 222-4895 * www.supertex.com
1
HV2301
Ordering Information
Device
HV2301
Package Options 48-Lead TQFP
HV2301FG-G
28-Lead PLCC
HV2301PJ-G
32-Lead BCC
HV2301B1-G
-G indicates package is RoHS compliant (`Green')
Absolute Maximum Ratings
Parameter VDD logic supply VPP-VNN differential supply VPP positive supply VNN negative supply Logic input voltage Analog signal range Peak analog signal current/channel Storage temperature Power dissipation: 48-Lead TQFP 28-Lead PLCC 32-Lead BCC Value -0.5V to +7V 220V -0.5V to VNN+200V +0.5V to -200V -0.5V to VDD +0.3V VNN to VPP 3.0A -65C to 150C 1.0W 1.2W 1.0W
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.
Operating Conditions
Symbol VDD VPP VNN VIH VIL VSIG TA Parameter Logic power supply voltage positive high voltage supply negative high voltage supply High level input voltage Low-level input voltage Analog signal voltage peak-to-peak Operating free air temperature Value 3.0V to 5.5V 40V to VNN +200V -40V to -160V 0.9V to VDD 0V to 0.1V VNN +10V to VPP -10V 0OC to 70OC
Notes: 1. Power up/down sequence is arbtrary except GND must be powered -up first and powered down last. 2. VSIG must be VNN VSIG VPP or floating during power up/down transition. 3. Rise and fall times of power supplies VDD, VPP, and VNN should not be less than 1.0msec.
NR032106
2
HV2301
DC Electrical Characteristics
(Over operating conditions unless otherwise specified )
0OC Sym Parameter Min RONS Small signal switch on-resistance RONS RONL RINT ISOL VOS IPPQ INNQ IPPQ INNQ ISW fSW Small signal switch on-resistance matching Large signal switch on-resistance Value of output bleed resistance Switch off leakage per switch DC offset switch off DC offset switch on Quiescent VPP supply current Quiescent VNN supply current Quiescent VPP supply current Quiescent VNN supply current Switch output peak current Output switching frequency IPP Average VPP supply current INN Average VNN supply curent IDD IDDQ ISOR ISINK CIN Average VDD supply current Quiescent VDD supply current Data out source current Data out sink current Logic input capacitance 0.45 0.45 Max 30 25 25 18 23 22 20 5.0 300 500 3.0 4.0 3.5 3.5 4.5 3.5 3.5 4.0 10 10 Min 20 0.45 0.45 -
+25OC Typ 26 22 22 18 20 16 5.0 15 35 1.0 100 100 10 -10 10 -10 3.0 0.70 0.70 Max 38 27 27 24 25 25 20 50 10 300 500 50 -50 50 -50 2.0 50 5.0 3.5 3.5 5.0 3.5 3.5 4.0 10 10
+70OC Units Min 0.40 0.40 Max 48 32 30 27 30 27 20 15 300 500 2.0 5.5 3.5 4.0 5.5 3.5 4.0 4.0 10 10 mA A mA mA pF mA mA % K A mV mV A A A A A kHz ISIG = 5mA ISIG = 200mA ISIG = 5mA ISIG = 200mA ISIG = 5mA ISIG = 200mA VPP = +40V VNN = -160V VPP = +100V VNN = -100V VPP = +160V VNN = -40V Conditions
ISIG = 5mA, VPP = +100V, VNN = - 100V VSIG = VPP -10V, ISIG = 1A Output switch to RGND IRINT = 0.5mA VSIG = VPP -10V, VNN +10V No load All switches off All switches off All switches on, ISW = 5mA All switches on, ISW = 5mA VSIG duty cycly < 0.1% Duty cycle = 50% VPP = +40V VNN = -160V VPP = +100V VNN = -100V VPP = +160V VNN = -40V VPP = +40V VNN = -160V VPP = +100V VNN = -100V VPP = +160V VNN = -40V fCLK = 5MHz, VDD = 5.0V All logic inputs are static VOUT = VDD -0.7V VOUT = 0.7V --NR032106
All output switches are turning On and Off at 50kHz with no load
3
HV2301
AC Electrical Characteristics
(Over recommended operating conditions: VDD = 5.0V, tR = tF 5ns, 50% duty cycle, CLOAD = 20pF unless otherwise specified)
0OC Sym tSD tWLE Parameter Min Set up time before LE rises Time width of LE 12 Clock delay time to data out Time width of CL Set up time data to clock 16 Hold time data from clock Clock frequency Clock rise and fall times Turn on time Turn off time dv/dt Maximun VSIG slew rate KO KCR IID CSG(OFF) CSG(ON) +VSPK -VSPK +VSPK -VSPK +VSPK -VSPK Output voltage spike Off isolation Switch crosstalk Output switch isolation diode current Off capacitance SW to GND On capacitance SW to GND -30 -58 -60 5.0 25 QC Charge injection 20 50 5.0 5.0 20 20 20 300 17 50 -30 -58 -60 5.0 25 2 fCLK tR, tF tON tOFF TBD 21 2 55 39 tSU tH 120 58 55 47 25 56 Max Min 25 -
+25OC Typ 56 12 95 40 30 30 10 -33 -70 12 38 820 600 350 Max 140 69 7.5 20 50 5.0 5.0 20 20 20 300 17 50 150 150 150 150 150 150 -
+70OC Units Min 25 56 12 55 58 26 2 -30 -58 -60 5.0 25 Max ns 167 ns 85 ns TBD MHz 20 50 5.0 5.0 20 20 20 300 17 50 pC mV dB dB mA pF pF V/ns ns s s ns ns ns --VDD = 3.0V VDD = 5.0V VDD = 3.0V VDD = 5.0V --VDD = 3.0V VDD = 5.0V VDD = 3.0 or 5.0V VDD = 3.0V VDD = 5.0V --VSIG = VPP -10V, RLOAD = 10k VSIG = VPP -10V, RLOAD = 10k VPP = +40V, VNN = -160V VPP = +100V, VNN = -100V VPP = +160V, VNN = -40V f = 5.0MHz, 1k/15pF load f = 5.0MHz, 50 load f = 5.0MHz, 50 load 300ns pulse width, 2.0% duty cycle 0V, f = 1.0MHz 0V, f = 1.0MHz VPP = +40V, VNN = -160V, RLOAD = 50 VPP = +100V, VNN = -100V, RLOAD = 50 VPP = +160V, VNN = -40V, RLOAD = 50 VPP = +40V, VNN = -160V, VSIG = 0V VPP = +100V, VNN = -100V, VSIG = 0V VPP = +160V, VNN = -40V, VSIG = 0V Conditions
tDO tWCL
NR032106
4
HV2301
Truth Table
D0 L H L H L H L H L H L H L H L H X X X X X X X X X X X X X X X X D1 D2 D3 D4 D5 D6 D7 LE L L L L L L L L L L L L L L L L H X CLR L L L L L L L L L L L L L L L L L H Hold Previous State All Switches Off SW0 Off On Off On Off On Off On Off On Off On Off On Off On SW1 SW2 SW3 SW4 SW5 SW6 SW7
Notes: 1. The eight switches operate independently. 2. Serial data is clocked in on the L to H transition of the CLK. 3. The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift register data flow through the latch. 4. DOUT is high when data in the register 7 is high. 5. Shift register clocking has no effect on the switch states if LE is high. 6. The CLR clear input overrides all other inputs.
NR032106
5
HV2301
Test Circuits
VPP-10V
VPP-10V
PP
PP
DD
PP
PP
DD
PP
PP
DD
PP PP PP DD
PP
DD PP PP DD
PP
PP
DD
PP
PP
DD
NR032106
6
HV2301
Typical Waveforms
DN-1 DATA IN 5 0% DN 50% DN+1
LE
50%
50% t WLE t SD 50% 50% th t DO
CLOCK t SU
DATA O UT
50% t OFF t ON
OFF V OUT (TYP ) ON
90% 1 0%
CLR
5 0% t WCL
5 0%
NR032106
7
HV2301
48-Lead TQFP (1.4mm) Package Outline (FG)
0.354 0.01 (8.992 0.254)
25 37
Pin Configuration
Pin # 1 2
0.008 0.003 (0.2032 0.0762)
Pin Name SW5 NC SW4 NC SW4 NC NC SW3 NC SW3 NC SW2 NC SW2 NC SW1 NC SW1 NC SW0 NC SW0 NC VPP
Pin # 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
Pin Name VNN NC RGND GND VDD NC NC NC DIN CLK LE CLR DOUT NC SW7 NC SW7 NC SW6 NC SW6 NC SW5 NC
3 4 5 6
0.275 0.004 (6.985 0.102)
0.354 0.01 (8.992 0.254)
Pin 1
13
7 8
0.020 BSC (0.508)
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
0.055 0.004 (1.397 0.102)
0.275 0.004 (6.985 0.102)
0.059 0.004 (1.498 0.102) 0 - 7
0.039 (0.991)
0.024 0.008 (0.610 0.203)
Dimensions in Inches Measurement Legend = (Dimensions in Millimeters)
28-Lead PLCC Package Outline (PJ)
0.450 0.005 (11.430 0.127) 0.173 0.0075 (4.382 0.191) 0.020 min. (0.508)
Pin Configuration
Pin # 1 2 3 4
0.410 0.010 (10.414 0.254) B.C. of Bend Radii
Pin Name SW3 SW3 SW2 SW2 SW1 SW1 SW0 SW0 NC VPP RGND VNN GND VDD
Pin # 15 16 17 18 19 20 21 22 23 24 25 26 27 28
Pin Name NC DIN CLK LE CLR DOUT SW7 SW7 SW6 SW6 SW5 SW5 SW4 SW4
Pin #1
25 0.480 0.010 (12.192 0.254) 11 18 0.050 0.010 (1.270 0.254) 0.027 0.003 (0.686 0.076) 0.110 0.010 (2.794 0.254)
5 6 7 8 9 10 11 12 13 14
Measurement Legend =
Dimensions in Inches (Dimensions in Millimeters)
NR032106
8
HV2301
32-Lead BCC Package Outline (B1)
5.325 Detail C 0.10 0.10
25
Pin Configuration
Pin # 1 2 3 4 5
Detail B 0.65
Pin Name NC SW5 SW5 SW4 SW4 SW3 SW3 SW2 SW2 NC SW1 SW1 SW0 SW0 NC VPP
Pin # 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Pin Name NC VNN RGND GND VDD DIN CLK LE CLR DOUT NC SW7 SW7 SW6 SW6 NC
1
32
31
30
29
28
27
26
2 3
24 23
Pin 1 Indicator
4 22 21 20 19 18
6 7 8 9 10
6.000.10
5 6 7 8
0.7125
9 10 11 12 13 14 15 16 17
11 12
0.10 0.10
3.90
Detail A
6.000.10
13 14 15
0.80 Max.
Top View
16
0.0750.025 (Standoff )
0.4750.100 0.3500.100 0.4750.100 0.4750.100
0.4750.100
0.3500.10
CF#0.15X45
DETAIL A
DETAIL B
DETAIL C
Note: All dimensions are in mm and angles are in degrees
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)
Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http//www.supertex.com.
(c)2006 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.
Supertex inc.
1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 222-8888 / FAX: (408) 222-4895
Doc.# DSFP - HV2301 NR032106
www.supertex.com
9


▲Up To Search▲   

 
Price & Availability of HV2301

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X